

What is claimed is:

- 1 1. A method comprising:
2 sensing a first word group from a first address of a
3 memory while sensing a second word group from a second
4 address of the memory.

- 1 2. The method of claim 1, wherein the first word
2 group is half as wide as a sense width of a sense array of
3 the memory.

- 1 3. The method of claim 1, further comprising
2 synchronously reading the first word group and the second
3 word group from the memory.

- 1 4. The method of claim 1, further comprising
2 separating a request for the first word group from a
3 request for the second word group by a predetermined number
4 of clock cycles.

- 1 5. The method of claim 4, wherein the predetermined
2 number equals four.

- 1 6. The method of claim 1, wherein the first word
2 group comprises four double words.

1 7. The method of claim 1, further comprising using a
2 first latch to latch the first address and a second latch
3 to latch the second address.

1 8. A method comprising:
2 sensing a first burst length of data equal to half of
3 a sense width of a plurality of sense amplifiers of a
4 memory; and
5 sensing a second burst length of data equal to the
6 half of the sense width at least partially during a latency
7 before reading the first burst length of data.

1 9. The method of claim 8, further comprising
2 synchronously reading the first burst length and the second
3 burst length.

1 10. The method of claim 8, wherein sensing the first
2 burst length of data comprises sensing four double words of
3 data.

1 11. The method of claim 8, further comprising sensing
2 a third burst length of data equal to the half of the sense
3 width after sensing the first burst length.

1 12. An apparatus comprising:

2 a first latch to latch a first address of a first read
3 operation from a memory; and

4 a second latch to latch a second address of a second
5 read operation from the memory which is to be sensed at
6 least partially during a latency of the first read
7 operation.

1 13. The apparatus of claim 12, further comprising a
2 first latency counter to track the latency of the first
3 read operation.

1 14. The apparatus of claim 12, further comprising a
2 sense array coupled to the memory, the sense array having a
3 width twice that of the first read operation.

1 15. The apparatus of claim 14, wherein the sense
2 array comprises a first array portion to sense information
3 in the first read operation and a second array portion to
4 sense information in the second read operation.

1 16. The apparatus of claim 15, wherein the sense
2 array is coupled to sense from a single initial address or
3 from non-contiguous addresses of the memory.

1 17. The apparatus of claim 12, wherein the memory
2 comprises a nonvolatile memory.

1 18. A system comprising:
2 a memory having a sense array to overlappingly sense a
3 first word group from a first address and a second word
4 group from a second address; and
5 a dipole antenna coupled to the memory.

1 19. The system of claim 18, further comprising a
2 first latency counter to track a latency associated with a
3 read operation of the first word group.

1 20. The system of claim 18, wherein the sense array
2 has a width twice that of the first word group.

1 21. The system of claim 18, further comprising a
2 first output buffer coupled to a first portion of the sense
3 array, the first portion corresponding to a width of the
4 first word group.

1 22. An article comprising a machine-readable storage
2 medium containing instructions that if executed enable a
3 system to:

4 sense a first word group from a first address of a
5 memory while a second word group is sensed from a second
6 address of the memory.

1 23. The article of claim 22, further comprising
2 instructions that if executed enable the system to
3 synchronously read the first word group and the second word
4 group from the memory.

1 24. The article of claim 22, further comprising
2 instructions that if executed enable the system to separate
3 a request for the first word group from a request for the
4 second word group by a predetermined number of clock
5 cycles.

1 25. The article of claim 22, further comprising
2 instructions that if executed enable the system to sense a
3 third word group while the first word group is read.